

1 Daniel Johnson Jr. (No. 57409)  
Sean P. DeBruine (No. 168071)  
2 Mario Moore (No. 231644)  
Robert G. Litts (No. 205984)  
3 DAN JOHNSON LAW GROUP, LLP  
400 Oyster Point Blvd., Suite 321  
4 South San Francisco, CA 94080  
Telephone: (415) 604-4500  
5 Facsimile: (415) 604-4438  
dan@danjohnsonlawgroup.com  
6 sean@danjohnsonlawgroup.com  
mario@danjohnsonlawgroup.com  
7 robert@danjohnsonlawgroup.com

8 Attorneys for Plaintiff  
IPSILIUM LLC  
9

10 **IN THE UNITED STATES DISTRICT COURT**  
11 **FOR THE NORTHERN DISTRICT OF CALIFORNIA**  
12 **SAN JOSE DIVISION**

13 IPSILIUM LLC,

14 Plaintiff,

15 v.

16 CISCO SYSTEMS, INC.,

17 Defendant.  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28

Case No.

COMPLAINT FOR PATENT  
INFRINGEMENT

DEMAND FOR JURY TRIAL

1 **COMPLAINT FOR PATENT INFRINGEMENT**

2 Plaintiff Ipsilium LLC (“Ipsilium”), as its Complaint for Patent Infringement against Cisco  
3 Systems, Inc. (“Defendant” or “Cisco”), alleges as follows:

4 **THE PARTIES**

5 1. Ipsilium is a Limited Liability Company established and existing under the laws of  
6 the State of California, with a mailing address at 947 Edinburgh Street, San Francisco, California.  
7 Ipsilium is the owner by assignment of all right, title and interest in U.S. Patents 6, 819,681 B1 (“the  
8 ’681 patent”) and 6,961,777 B1 (“the ’777 patent”) (collectively the “Ipsilium patents” or “patents-  
9 in-suit”). A copy of the ’681 patent is attached hereto as Exhibit 1. A copy of the ’777 patent is  
10 attached hereto as Exhibit 2.

11 2. On information and belief, Cisco is a corporation established and existing under the  
12 laws of the State of California with its principal place of business at 170 West Tasman Drive, San  
13 Jose, California 95134. Cisco may be served through its agent for service of process CSC at 2710  
14 Gateway Oaks Dr. Ste. 150N, Sacramento, CA 95833.

15 **JURISDICTION AND VENUE**

16 3. This is an action for patent infringement arising under the patent laws of the United  
17 States, 35 U.S.C. §1, *et seq.* This Court has subject matter jurisdiction under 28 U.S.C. §1338.

18 4. This Court has personal jurisdiction over defendant Cisco at least because Cisco  
19 resides in this judicial district, has its principal place of business and several other established places  
20 of business in this district, routinely conducts business in this district and has committed acts that  
21 constitute infringement of the patents-in-suit in this district.

22 5. Venue is proper in this district pursuant to 28 U.S.C. §1400(b).

23 **INTRADISTRICT ASSIGNMENT**

24 6. This is an Intellectual Property action appropriate for district-wide assignment under  
25 Civ. L. R. 3-2(c).

**IPSILIUM'S INNOVATIONS**

7. Ipsilium incorporates herein by reference each and every allegation set forth in paragraphs 1 - 6 above.

8. Shrikumar Hariharasubrahmanian is the sole inventor of the '681 and '777 patents and an owner of Ipsilium.

9. Dr. Hariharasubrahmanian earned a Bachelor of Engineering degree, with honors, in Electrical and Electronics Engineering from Birla Institute of Technology and Science (BITS) in Pilani, India in 1987. Upon graduating from BITS, he joined Hindustan Computers Ltd. (HCL) in Noida, India, where his responsibilities included developing networking hardware and memory boards for multiprocessor and clustered Unix machines. He then joined the National Centre for Software Technology (NCST) in Mumbai, India, where he was involved in designing and deploying the first Internet-connected network in India. The Education and Research Network (ERNET) established TCP/IP connectivity between universities and research institutions and connected those institutions to others throughout the world. He later served as President at Temporal Systems in Bombay, India, which was a solution provider that consulted to the first company licensed to provide value-added Internet services in India. Dr. Hariharasubrahmanian contributed to architecting the company's network, designing its email service and planning its business strategy.

10. In 1993 Dr. Hariharasubrahmanian enrolled as a graduate student in the Electrical and Computer Engineering program at the University of Massachusetts, Amherst, where he was awarded a Ph.D. in Computer Science in 2003. While earning his Ph.D., Dr. Hariharasubrahmanian also worked as a research scientist at the Massachusetts Institute of Technology Media Lab.

11. In 1998 Dr. Hariharasubrahmanian learned of an announcement regarding the smallest TCP/IP web server computer yet made. That computer, which was reportedly about the size of a matchbox, consisted of an x486 microprocessor, 16 megabytes ("MB") of random access memory ("RAM"), and 16 MB of flash read-only memory ("ROM"). Dr. Hariharasubrahmanian believed that such a server could be made to run on a considerably smaller system, and he set about tackling that design challenge.

12. In fact, Dr. Hariharasubrahmanian decided he would greatly increase the level of difficulty of the design challenge by starting with the smallest commercially available microcontroller chip then available, the PIC 12C508 microcontroller from Microchip Technology Inc. That chip, normally used to control the limited functions of home appliances, included just 512 bytes of ROM, 25 bytes of RAM and one peripheral input/output (“I/O”) port. Dr. Hariharasubrahmanian succeeded in programing that device as a reliable, fully TCP/IP compliant web server, using only 5 bytes of RAM.

13. Dr. Hariharasubrahmanian’s accomplishment was lauded worldwide. For example, in an article titled “Tiniest Web Server,” Popular Science Magazine described his computer as the “smallest computer ever built” that also “understands TCP/IP.” *See* Murray Slovick, Jan. 2000, at 38, *available at* [https://books.google.com/books?id=GppZTYajC\\_AC&pg=PA38](https://books.google.com/books?id=GppZTYajC_AC&pg=PA38). Science Daily described it as “the world’s smallest” computer that is the size of a “match-head” while being “fully compliant with the requirements of the [TCP/IP] standards.” *See* “UMass Computer Science Graduate Student Builds World's Tiniest Web-Server”, Aug. 11, 1999, *available at* <https://www.sciencedaily.com/releases/1999/08/990811075627.htm>. Other publications reporting the achievement included: Wired Magazine (Leander Kahney, “The World’s Smallest Server”, Aug. 14, 1999, *available at* <https://www.wired.com/1999/08/the-worlds-smallest-server/>); Associated Press (“Researcher builds inexpensive, aspirin-size Internet computer”, Aug. 15, 1999, *available at* [http://chronicle.augusta.com/stories/1999/08/15/tec\\_267945.shtml](http://chronicle.augusta.com/stories/1999/08/15/tec_267945.shtml)); The New York Times (Jennifer Lee, “As Small as a Match Tip, This Server Costs 49 Cents”, Aug. 19, 1999, *available at* <http://www.nytimes.com/1999/08/19/technology/news-watch-as-small-as-a-match-tip-this-server-costs-49-cents.html>); ABC News (“Fingernail-sized web server could spread net wider”, Aug. 11, 1999, *available at* <http://www.abc.net.au/science/news/stories/1999/43230.htm>); The Times Higher Education (“Mini web server wires up intelligent buildings”, Sept. 17, 1999, *available at* <https://www.timeshighereducation.com/news/mini-web-server-wires-up-intelligent-buildings/148015.article>); and Canadian Broadcast News (“Student builds Aspirin-size

1 Internet computer”, Nov. 10, 2000, *available at* [http://www.cbc.ca/news/technology/student-builds-](http://www.cbc.ca/news/technology/student-builds-aspirin-size-internet-computer-1.183286)  
2 [aspirin-size-internet-computer-1.183286](http://www.cbc.ca/news/technology/student-builds-aspirin-size-internet-computer-1.183286)).

3 14. Dr. Hariharasubrahmanian was able to vastly reduce the amount of working memory  
4 required to perform TCP/IP packet processing because he envisioned a novel and superior way to  
5 handle that processing. At the time, the standard method for keeping track of a TCP/IP connection  
6 and processing packets received the entire incoming packet into memory and then processed it. That  
7 was impossible to implement given the limitations of the iPic’s memory. Dr. Hariharasubrahmanian  
8 overcame this limitation by developing a technique for accurately and reliably predicting the values  
9 of packet fields before they were received, while the packet was incoming, and using the predicted  
10 value(s) to perform the necessary processing. This new and radically different technique allowed  
11 the iPic to determine the processing result for a packet, including the generation of a responsive  
12 packet, before it had even received the full incoming packet.

13 15. Dr. Hariharasubrahmanian’s groundbreaking innovation not only made hardware  
14 resource limitations all but irrelevant in packet-switched network devices, it provided another  
15 highly-desirable benefit to the performance of such devices – it was extremely fast. Eliminating the  
16 typical waiting or “latency” period while the device received and processed each packet enabled  
17 such speed. Recognizing the significance of his breakthrough, Dr. Hariharasubrahmanian prepared  
18 a provisional patent application and filed it with the U.S. Patent and Trademark Office (“USPTO”) on  
19 August 6, 1999, before disclosing the iPic to the public. The utility applications that lead to the  
20 ’681 patent and ’777 patent were filed on August 4 and August 7, 2000 respectively, and are entitled  
21 to priority based on the provisional application. The ’681 patent issued on November 16, 2004 and  
22 the ’777 patent issued on November 1, 2005.

23 16. Dr. Hariharasubrahmanian co-founded Ipsil, Inc. to further develop and  
24 commercialize products based on his concepts. Ipsil received significant investment funding and  
25 entered into development agreements with several leading technology companies. Using Dr.  
26 Hariharasubrahmanian’s inventions, Ipsil was able to demonstrate reliable and efficient network  
27 processors running at 10 Gigabit per second ethernet speeds – a five-fold improvement over the 2  
28

1 Giabit per second speed considered “fast” at the time. Despite demonstrating its superior technology  
2 in both the commercial and government sectors, Ipsil was unable to survive the technology recession  
3 and ceased operations in 2006. Dr. Hariharasubrahmanian accepted an invitation to join Oracle  
4 Corporation and later moved to Oracle Labs, which was formerly the research group at Sun  
5 Microsystems, where he has continued to find innovative ways to improve the speed and efficiency  
6 of data processing systems.

7 17. Ipsilium was formed in 2017 with Dr. Hariharasubrahmanian who assigned it his  
8 patents.


### 9 **OVERVIEW OF NETWORKING TECHNOLOGY**

10 18. Ipsilium incorporates herein by reference each and every allegation set forth in  
11 paragraphs 1 - 17 above

12 19. The significance of the patented inventions is best understood in the context of  
13 packet-switched network operation. Such networks range from small home or business Wi-Fi  
14 networks, to local and wide area networks established by businesses, government and educational  
15 institutions. The disparate equipment used in each such network can establish reliable data  
16 communication by implementing standard protocols to send and/or receive data. Data is  
17 communicated over such networks in one or more “packets,” which are transmitted from a source  
18 to a destination by passing through one or more intermediate networking devices.

19 20. A packet includes some or all of 1) the data making up the actual data to be  
20 transferred (i.e. the “payload”), for example the contents of a photograph or the details of a stock  
21 transaction, and 2) routing control and other information required for successful transmission. That  
22 additional control information may precede the payload (“header”) or follow the payload (“trailer”).  
23 In this way, packets include information analogous to postal mail: headers are like the envelope with  
24 the destination and return address, and the payload consists of the contents to be delivered. Packet  
25 headers generally consist of source and destination network addresses, sequencing information,  
26 error detection information, and other control information necessary for the packet to be properly  
27 routed through the shared network and, if the payload was split amongst multiple packets,  
28

information necessary to properly recombine the payloads. A packet, comprising a payload, headers, and trailers, is formed through a modular process called “encapsulation” that involves a series of steps associated with different “layers” of the data communication process, as shown in Fig. 3 of the ’777 Patent:



**FIG. 3**

21. As shown in the Figure above, a packet is generated within a device whereby the data to be transmitted is “encapsulated” with headers, labeled as “H”, and trailers, labeled as “T” as each layer acts on the packet. This process of appending additional headers and/or trailers is performed for each successive layer until all the information necessary for successful network transmission has been added to the packet. The header and trailer added for each respective layer are associated with a “protocol” providing rules pertaining to one aspect of communications among networked devices.

22. The information contained in the headers and trailers are necessary for the successful transmission of the packet. For example, the Data Link Layer (also referred to as the Ethernet Layer, Layer 2, or L2) includes device-specific unique identifiers (such as the MAC address) for the sender and for the next device that is to receive the packet. Next, the Network Layer (also referred to as the Internet Layer, Layer 3, or L3) contains the IP addresses for the sender’s host device that is

1 connected to the Internet and the IP address for the receiver's host device. It also contains a time to  
2 live ("TTL") field that indicates the number of intermediate devices the packet may travel  
3 through before it is discarded for taking a path that is too long. Finally, for this example, the  
4 Transport Layer (also referred to as Layer 4 or L4) contains information that is responsible for  
5 establishing a "virtual circuit" between the source and destination devices and may also include a  
6 sequence number used to identify where in the stream the packet's payload belongs.

7         23. The packet is passed from device to device until it reaches the intended final  
8 recipient. Each device that receives the packet, including the intended final recipient device, must  
9 process the packet according to set protocol standards. The device determines which protocol(s)  
10 are present within the packet based on the header (and/or trailer) fields and then analyzes the packet  
11 according to the specific protocol. For example, at the Data Link Layer (L2), the current device  
12 analyzes the destination address (i.e. the unique identifier) and determines if the address matches  
13 the unique identifier of the current device. As another example, at the Network Layer (L3) the  
14 device may analyze the TTL field and determine if the packet is still valid. This analysis determines,  
15 for example, whether the device should drop the packet.

16         24. Further, the intermediate or final device may generate a packet in response to the  
17 incoming packet. The current device generates that packet according to the relevant protocol. As  
18 one example, at the Data Link (L2) Layer, the source address is set to the unique identifier of the  
19 current device while the destination address is set to the unique identifier of the device to which the  
20 packet is travelling. As another example, the Network (L3) Layer the TTL field may be decremented  
21 by one. The current device then transmits a packet that includes the new header fields.

### 22                                   **THE PATENTS-IN-SUIT**

23         25. Ipsilium incorporates herein by reference each and every allegation set forth in  
24 paragraphs 1 - 24 above.

25         26. At the time of Dr. Hariharasubrahmanian's invention, networked devices received  
26 and stored an incoming packet in memory until sufficient information had been stored for definitive  
27 handling according to the relevant protocol's established rules. Only then was a reply packet  
28



1 generated, and then that packet was transmitted to the appropriate destination. Dr.  
2 Hariharasubrahmanian recognized that this serial method added significant and unnecessary delays  
3 in packet processing, explaining that “[t]his technique results in increased delays due to the time  
4 consumed in storing and processing the packet in two distinct steps.” ’777 patent at 1:38-39. Such  
5 latency in processing caused “inefficiencies or, in some cases, unacceptable performance.” *Id.* at  
6 1:63-67; *see also* ’681 patent at 2:30-33.

7         27. Dr. Hariharasubrahmanian’s solution to this problem was to begin the processing of  
8 header fields before the header fields were received. To enable the processing of header field values  
9 not yet known, the patents-in-suit teach that those header field values may be accurately predicted  
10 based on other packet fields already received. That is, “the [network] device makes a determination  
11 of the *expected value* of the value of a packet field later to arrive prior to the actual arrival of the  
12 relevant field ...” Provisional Application at 4 (emphasis added). That prediction may be made in  
13 a variety of ways. For example, the ’681 patent explains that certain layers of a communications  
14 protocol (e.g. the TCP/IP protocol) “may be arranged to have certain properties constraining their  
15 design and selection in a manner that makes the advance determination of packet fields with  
16 adequate certainty feasible.” ’681 patent at 7:54-58. By leveraging the correlation between fields,  
17 a received L3 header field, for example, can be used to predict a not-yet-received header field, such  
18 as a subsequent field from the same L3 layer or an upper-level L4 header field. In one such case, if  
19 the IP packet length header field of the Network Layer (L3) indicates a packet length less than or  
20 equal to 39, the protocol field of that Network Layer (L3) is predicted to have a value that identifies  
21 the Internet Control Method Protocol (“ICMP”). If the L3 packet length header field is greater than  
22 39, the L3 protocol field is predicted to have a value that identifies the Transmission Control  
23 Protocol (“TCP”) or User Datagram Protocol (“UDP”). In another case, if the L3 packet length  
24 header field is greater than 39 but less than or equal to 58, the synchronization, acknowledge, and  
25 finish values of the TCP flags field in the Transport Layer (L4) header can be predicted to be 1, 0,  
26 and 0, respectively. If the L3 packet length header field is equal to or greater than 59, on the other  
27 hand, the synchronization flag in the TCP flags L4 header field can be predicted as 0. As yet another  
28

1 example, in the case of fragmented packets the fragment offset field or the sequence number field  
2 created by the Transport Layer (L4) can be used to predict the value of the field indicating the  
3 portion of the original packet in the current fragment or the length of that fragment data. *See, e.g.,*  
4 '681 patent at 8:64-9:8. Accordingly, the Ipsilium patents teach that one or more fields in the packet  
5 can be used to predict expected values for one or more other packet fields, without the delay of  
6 waiting for the packet fields to be received, stored and read.

7         28. Thus, rather than following the conventional teaching, which required the network  
8 device to sequentially wait to receive each header field before processing according to the relevant  
9 protocol, Dr. Hariharasubrahmanian's premised his breakthrough approach on non-linear  
10 processing. By recognizing the relationships between fields, his invention permits the accurate  
11 ***prediction*** of expected values for subsequent fields and processing based on those expected values,  
12 before eventually receiving the actual values. In this way, the Ipsilium patents greatly reduce latency  
13 by enabling the processing of future header fields, without having to first wait for them to be  
14 received. Thus, the inventions allow for the processing of the packets to be already underway, if  
15 not largely completed, before the entire packet is received. Using the patented innovations, the  
16 "communication device ... may respond to packets in an expedited manner (i.e., before the packets  
17 have been completely received)." '681 patent at 10:59-62; *see also*, '777 patent at 9:26-29.

18         29. The Ipsilium patents also teach steps to mitigate issues resulting from any incorrect  
19 prediction. For example, once the actual field is received, a comparison of the predicted and  
20 received values may be performed. *See* '777 patent at 8:33-39. If those predicted and received  
21 values match, the processor can complete the processing, including transmitting a reply packet, and  
22 await arrival of the next packet. *See id.* at 8:47-51. If an error is detected, the processor may adjust  
23 processing of the packet as necessary, which is likely to still be done before all of the packet data  
24 has been received. *See id.* at 8:65-9:17. If necessary it may also cause any reply packets or packet  
25 fragments that have already been transmitted to be destroyed or discarded, for example by  
26 transmitting a premature end-of-frame delimiter. *See id.* In this way, the invention includes the  
27 internal implementation of a custom protocol stack that predicts header fields and processes the  
28

1 packets based on the predicted header fields before the entire packet is fully received, yet devices  
2 operating in accordance with the claimed inventions still conform to and interoperate with  
3 conventional network protocols.

4 **CISCO'S INFRINGEMENT OF IPSILIUM'S PATENTS**

5 30. Ipsilium incorporates herein by reference each and every allegation set forth in  
6 paragraphs 1 - 29 above.

7 31. On information and belief, Cisco is the world's largest maker of computer  
8 networking equipment. Cisco reported worldwide sales of \$42.9 billion and profits of \$10.7 billion  
9 for its fiscal year 2016. Among the products sold by Cisco are switches, devices that allow network  
10 communications between and among computers and other connected devices.

11 32. There is a significant market for low-latency switches, those with a very short time  
12 between when data packets are received at the switch and when reply packets are transmitted from  
13 the switch. One group of customers for such products are investment firms known as high frequency  
14 traders ("HFTs"). On information and belief, HFTs make a large number of buy and sell  
15 transactions in a wide array of securities, attempting to profit from small price discrepancies between  
16 market makers. Those price discrepancies are exploited by the first trader to recognize the  
17 discrepancy and enter a trading order before its HFT competitors or the rest of the market. As a  
18 result, those firms value network speed improvements measured in nanoseconds. Recent published  
19 reports estimate that the market for such low-latency switches is over \$3 billion per year and  
20 growing. On information and belief, Cisco considers this market as critical to its commercial  
21 interests. In an interview with eWeek Magazine in 2012, Paul Perez, then Vice President and Chief  
22 Technical Officer of Cisco's Data Center Group, stated that the low-latency network switch business  
23 represents "billions of dollars of revenue to Cisco" and that "[f]inancial services is a key vertical for  
24 [Cisco]."

25 33. On information and belief, in or about 2004, former Cisco employees incorporated  
26 Arista Networks, Inc. to compete with Cisco. In 2008 another key Cisco employee, Jayshree Ullal,  
27 joined Arista as its CEO, and Arista launched its first products. Arista introduced 10Gb switches  
28

1 that provided lower latency at lower cost than Cisco's competing products. *See* Marguerite Reardon,  
 2 "Sun co-founder Bechtolsheim makes start-up move", CNET, Oct. 23, 2008, *available at*  
 3 <https://www.cnet.com/news/sun-co-founder-bechtolsheim-makes-start-up-move/>. Arista's low  
 4 latency switches were particularly popular among HFTs and other financial services firms, such that  
 5 by 2009 about 1/3 of Arista's customers were Wall Street trading firms. In 2011 Arista introduced  
 6 the 7124SX model switch, which at that time claimed the lowest latency of any product available,  
 7 reportedly 20% faster than previous low-latency switches. *See* Jim Duffy, "Arista Networks drives  
 8 latency below 500 nanoseconds with data centre switch", Techworld from IDG (Mar. 15, 2011),  
 9 [https://www.techworld.com/news/data/arista-networks-drives-latency-below-500-nanoseconds-](https://www.techworld.com/news/data/arista-networks-drives-latency-below-500-nanoseconds-with-data-centre-switch-3265074/)  
 10 [with-data-centre-switch-3265074/](https://www.techworld.com/news/data/arista-networks-drives-latency-below-500-nanoseconds-with-data-centre-switch-3265074/). On information and belief, in or around 2011 other Cisco  
 11 competitors, such as Mellanox and Juniper Networks were also introducing low-latency switches  
 12 that offered better performance than products available from Cisco.

13        34. On information and belief, Cisco launched a massive development effort – reportedly  
 14 at a cost of \$1 billion – to introduce products to compete in the low-latency switch market. Cisco  
 15 ultimately created products that not only matched, but exceeded the latency performance of these  
 16 competitors by choosing to implement the inventions described and claimed in Dr.  
 17 Hariharasubrahmanian's patents.

18        35. On or around September 19, 2012, Cisco introduced its Nexus 3548 model switch,  
 19 with a claimed industry-leading latency. Cisco specifically designed the Nexus 3548 to provide  
 20 "critical enabling technology" to high speed trading applications where "every nanosecond  
 21 matters." *See, e.g.*, Cisco, "Cisco Algo Boost and Nexus 3548: Breaking 200ns Low Latency  
 22 Barrier", YouTube (Sept. 20, 2012), <https://youtu.be/KT6Fa7MGEX8?t=30s>; Cisco, "Cisco Algo  
 23 Boost: A Game changer in Ultra-Low Latency", YouTube (Sept. 20,  
 24 2012), <https://youtu.be/fSZ80tHTCcg?t=11s>; Berna Devrim, "Introducing Cisco Algo Boost and  
 25 Nexus 3548 – Breaking 200 ns Latency Barrier!", Cisco Blogs (Sept. 19, 2012),  
 26 <https://blogs.cisco.com/datacenter/cisco-algorithm-boost-and-nexus-3548>. At the time, Cisco  
 27 represented that it had "leapfrogged our competitors in delivering a full featured switch that offers  
 28

1 the lowest latency Ethernet in the networking industry.” *See* “Cisco Offers World’s Lowest Latency  
 2 Networking Technology for High Performance Data Center Environments” (Sept. 19, 2012),  
 3 <https://newsroom.cisco.com/press-release-content?articleId=1028561>. The Nexus 3548 switches  
 4 include a Cisco-designed ASIC it calls “Monticello.” That chip, along with techniques Cisco calls  
 5 Algorithm Boost or “Algo Boost” technology, allowed Cisco to achieve what it claimed to be  
 6 industry-leading latencies.

7         36. On information and belief, Cisco’s design efforts were led by Chih-Tsung Huang,  
 8 then the Director of Engineering of Cisco’s Data Center Group. Mr. Huang and others at Cisco  
 9 publicly represented that the techniques implemented in the Monticello ASIC of the Nexus 3548  
 10 switches to obtain low latency are described in patent applications filed by Cisco. *See, e.g.*, Cisco,  
 11 “Nexus 3548: Inside the Custom ASIC”, YouTube (Nov. 13, 2012),  
 12 <https://youtu.be/9IyYl2R1jT0?t=1m23s>; Cisco, “Introducing Cisco Algo Boost and Nexus 3548 --  
 13 Breaking the 200 ns Latency Barrier!”, YouTube (Nov. 13, 2012),  
 14 [https://youtu.be/\\_p7HPMQdtGc?t=46](https://youtu.be/_p7HPMQdtGc?t=46). At least one such application issued as U.S. Patent  
 15 9,065,780 (the “Cisco ’780 patent”). On information and belief, Cisco was aware and intended that  
 16 the ’780 Patent specifically disclosed and covered the technology within the Nexus 3548. Mr.  
 17 Huang, along with others involved in the Monticello chip design, are named as inventors on that  
 18 patent. Moreover, Cisco filed the release notes for the Cisco Nexus 3000 Series as part of an  
 19 Information Disclosure Statement (“IDS”) for that patent’s application with the USPTO on February  
 20 14, 2013. And Cisco’s Will Ochandarena, Product Manager, explained that the Nexus 3548 is the  
 21 “newest member of the Nexus 3000 Series Switches.” *See* Cisco, “Cisco Nexus 3548 Video Data  
 22 Sheet”, <https://video.cisco.com/detail/video/2540582995001/cisco-nexus-3548-video-data-sheet>.  
 23 Further, when describing the Nexus 3548 in promotional videos, Mr. Huang stated that “we actually  
 24 have patents and techniques” covering the low latency features of the Nexus 3548. *See* Cisco,  
 25 “Nexus 3548: Inside the Custom ASIC”, YouTube (Nov. 13, 2012),  
 26 <https://youtu.be/9IyYl2R1jT0?t=1m23s>. Additionally, Cisco’s Berna Devrim, then a Senior  
 27 Manager in Cisco’s Data Center Group, stated that Cisco has “numerous patents pending we have  
 28

1 designed, purpose built in fact, ... for the high-performance trading environment ... groundbreaking  
 2 network innovations.” *See* Cisco, “Introducing Cisco Algo Boost and Nexus 3548 -- Breaking the  
 3 200 ns Latency Barrier!”, YouTube (Nov. 13, 2012), [https://youtu.be/\\_p7HPMQdtGc?t=46](https://youtu.be/_p7HPMQdtGc?t=46). Thus,  
 4 on information and belief, the Nexus 3548 switch, and other products including the Monticello ASIC  
 5 design, operate as described in the Cisco ’780 patent.

6         37. Both the descriptions of the Nexus 3548 given by Mr. Huang as well as the Cisco  
 7 ’780 Patent, for which Mr. Huang is a named inventor, mirror the inventions disclosed in the patents-  
 8 in-suit. As Mr. Huang explained at the time, in the Nexus 3548 switch, “[e]ven before the packet  
 9 fully arrived, the headers and everything are already being processed. Right? So that we actually  
 10 can send out the packet even before the complete packet is received.” *See* Cisco, “Nexus 3548:  
 11 Inside the Custom ASIC”, YouTube (Nov. 13, 2012), <https://youtu.be/9IyYl2R1jT0?t=7m25s>.  
 12 According to the Cisco ’780 patent, the Nexus 3548 achieves low latency by predicting the values  
 13 of packet header fields before those header fields are received: “One or more header fields not yet  
 14 available at the network device are predicted based on one or more header fields that are available  
 15 at the network device.” Cisco ’780 patent at Abstract. It also states that “[a] network processing  
 16 decision is generated for the packet based on the predicted one or more header fields and the one or  
 17 more header fields that are available at the network device.” *Id.* at 1:55-60. Finally, it discloses  
 18 methods for detecting and mitigating any discrepancies between the predicted values and the  
 19 received values. *Id.* at 4:15-34. These are precisely the innovative techniques described and claimed  
 20 in the Ipsilium patents. For example, the Ipsilium ’777 patent states that “the present inventions . .  
 21 . permit communications devices to predict one or more fields in packets before the fields are  
 22 received, thereby . . . permitting the devices to respond to packets before the entire packet is  
 23 received.” ’777 patent at 2:12-17.

24         38. Cisco’s misappropriation of Ipsilium’s inventions also includes the Nexus 3524  
 25 switch, which Cisco represents “is a Cisco Nexus 3548 switch, but with only 24 ports active.” *See*  
 26 “Cisco Nexus 3548 Switch NX-OS Release Notes, Release 6.0(2)A8(3)” (updated Oct. 31, 2016),  
 27 [https://www.cisco.com/c/en/us/td/docs/switches/datacenter/nexus3548/sw/release\\_notes/602\\_A8\\_](https://www.cisco.com/c/en/us/td/docs/switches/datacenter/nexus3548/sw/release_notes/602_A8_)  
 28

3/n3k\_relnotes\_6\_0\_2\_a\_8\_3.html. Thus, on information and belief, the Nexus 3524 operates identically to the Nexus 3548 in all aspects relevant to this matter. Both products will be referred to collectively as the “Nexus 3000” switches. Cisco’s misappropriation continued at least with the introduction of the UCS Mini 6324 product in 2014. On information and belief, the UCS Mini 6324 contains the same Monticello ASIC, which Cisco renamed Malibu for that product. On information and belief, the operation of the UCS Mini 6324 is in all relevant aspects the same or equivalent to that of the Nexus 3000 switches. A Cisco employee has stated that the Malibu ASIC is the same as the Monticello, “only with less [sic] ports” and achieves the same latency performance. *See* “Ask the Expert: Cisco Nexus 3000 Series Switches” (Sept. 21, 2015), <https://supportforums.cisco.com/discussion/12611691/ask-expert-cisco-nexus-3000-series-switches>.

39. Upon information and belief, Cisco intends to incorporate the Nexus 3548 chip technology into additional products, as Cisco’s Rajan Panchanathan, then Director of Product Management, stated that “while the Nexus 3548 will be the first to offer Algo Boost, the chip technology will find its way into future generations of all Nexus switches.” Jeff Burt, “Cisco, Arista Unveil Low-Latency Ethernet Networking Switches”, *eWeek.com* (Sept. 19, 2012), <http://www.eweek.com/networking/cisco-arista-unveil-low-latency-ethernet-networking-switches>. Thus, the Nexus 3000 switches, the UCS Mini 6324, any other Cisco products implementing the Algo Boost technology, any other Cisco products that have a substantially similar ASIC, and/or any other Cisco products that perform header prediction and packet processing in substantially the same manner, are collectively referred to as “the Accused Products.”

#### **CISCO’S INFRINGEMENT OF IPSILIUM’S PATENTS IS WILLFUL**

40. Ipsilium incorporates herein by reference each and every allegation set forth in paragraphs 1 - 39 above.

41. Ipsilium’s inventions were disclosed in patent applications published nearly ten years before Cisco introduced its infringing products. The ’681 patent issued in November 2004 and the ’777 in November 2005. Cisco was repeatedly made aware of these patented inventions both before



1 and shortly after it began its infringing activities by multiple patent offices on multiple occasions.  
 2 For example, on May 4, 2005 the '681 patent was cited by the USPTO examiner during prosecution  
 3 of Cisco's patent application no. 10/044,665 entitled "Method of Point-to-Point Protocol  
 4 Negotiation." Thus, Cisco was aware of the Ipsilium patents well before it developed the Accused  
 5 Products.

6 42. On February 14, 2013 Cisco filed a utility patent application which lead to the  
 7 issuance of the '780 patent, claiming priority to an earlier provisional application filed on September  
 8 18, 2012. Cisco also filed an application with the European Patent Office ("EPO") pursuant to the  
 9 Patent Cooperation Treaty seeking patent coverage similar to that in the '780 application. On or  
 10 about December 11, 2013 the EPO sent Cisco the result of its prior art search informing Cisco that  
 11 it was not entitled to the patent claims it sought because of the PCT counterpart to the Ipsilium  
 12 patents. On December 27, 2013 Cisco filed an IDS with the USPTO disclosing this PCT reference,  
 13 confirming Cisco's knowledge of Dr. Hariharasubrahmanian's invention and its relevance to the  
 14 Accused Products.

15 43. Despite knowing of the '681 patent since May 4, 2005, in its application for the '780  
 16 patent, Cisco claimed to have invented exactly what is covered by Ipsilium's issued patent. For  
 17 example, the original claim 1 of the Cisco '780 patent application read:

18 1. A method comprising:  
 19 at a network device, receiving a packet that includes a plurality of header fields;  
 20 parsing the packet to sequentially obtain the plurality of header fields;  
 21 predicting one or more header fields not yet available at the network device based on one  
 22 or more header fields that are available at the network device; and  
 23 generating a network processing decision for the packet based on the predicted one or  
 24 more header fields and the one or more header fields that are available at the network device.

25 44. Comparing that claim as Cisco originally applied for to claim 1 of Ipsilium's '681  
 26 patent readily shows that Cisco's engineers—including '780 inventor and then Director of  
 27 Engineering for the Nexus 3548, Mr. Huang—adopted precisely the inventive solution disclosed by  
 28



Dr. Hariharasubrahmanian nearly fourteen years earlier. Claim 1 of the '681 patent is as follows, with like colors indicating the essentially identical elements of both claims:

1. A method for predicting one or more fields of a packet having a plurality of fields, the packet belonging to a set of packets, each of the fields containing data representing a value, the method comprising:

receiving one or more of the fields of the packet;  
analyzing a first value of at least one of the received fields;

predicting a second value of at least one other field of the packet not yet received, based on a correlation between the first value and a property of the at least one other field not yet received; and

processing the packet based on the one or more received fields and the predicted at least one other field.

45. Unsurprisingly, the USPTO rejected Cisco's proposed claims in light of the patents-in-suit on October 23, 2014. Cisco filed no argument to explain how its invention differed from Dr. Hariharasubrahmanian's. Instead Cisco conceded that it was not entitled to the originally-filed claims that were identical to Ipsilium's patents by amending and narrowing its claims on January 1, 2015.

46. As Cisco was aware of Ipsilium's patents well before it began development of the Nexus 3548, through the development and release of all the Accused Products, Cisco knew, should have known, or was willfully blind to the fact that all the Accused Products infringe Ipsilium's patents. Further, as described above, on information and belief, the Cisco '780 Patent was filed to cover the Accused Products. Thus, when Cisco was again reminded by both the EPO and the USPTO during prosecution of Cisco's '780 Patent, Cisco knew that all the Accused Products infringed Ipsilium's patents and Cisco should have removed the infringing devices or sought to obtain a license to the patents. Cisco's infringement is therefore deliberate and willful.

### **COUNT I**

#### **(Willful Infringement of the '681 Patent)**

1           47.     Ipsilium incorporates herein by reference each and every allegation set forth in  
2 paragraphs 1 - 46 above.

3           48.     The '681 patent was duly and lawfully issued by the U.S. Patent and Trademark  
4 Office and represents a significant advance in computer networking technology over previously  
5 known instruments and techniques.

6           49.     The '681 patent concludes with 57 claims directed to the inventive methods, systems,  
7 computer-readable instructions and devices described, including 12 independent claims.

8           50.     Cisco directly infringes the '681 patent pursuant to 35 U.S.C. § 271(a), literally or  
9 under the doctrine of equivalents, by making, using, selling, offering to sell and/or importing into  
10 this country systems that embody the patented invention, including the Accused Products based on  
11 the Monticello ASIC design. For example, upon information and belief, Cisco has at least sold the  
12 accused Nexus 3548 and 3524 to NASDAQ, Advantage Futures, Knight Capital Group, BNY  
13 Mellon, Credit Suisse, and Morgan Stanley in the United States. Further, upon information and  
14 belief, Cisco has sold the accused UCS 6324 to at least "2,200 customers." *See* Satinder Sethi,  
15 "Cisco UCS – Driving the Evolution of IT" (Apr. 12, 2016),  
16 [http://www.cisco.com/c/dam/m/en\\_emear/events/2016/emearcpc2016/pdfs/day\\_1/Cisco\\_UCS\\_D](http://www.cisco.com/c/dam/m/en_emear/events/2016/emearcpc2016/pdfs/day_1/Cisco_UCS_Driving_the_Evolution_of_IT-Sethi.pdf)  
17 [riving\\_the\\_Evolution\\_of\\_IT-Sethi.pdf](http://www.cisco.com/c/dam/m/en_emear/events/2016/emearcpc2016/pdfs/day_1/Cisco_UCS_Driving_the_Evolution_of_IT-Sethi.pdf). On information and belief many of those customers are  
18 located within the United States.

19           51.     For purposes of example only and without limitation, the Accused Products include  
20 every limitation of at least independent claim 18 of the '681 patent. Claim 18 of the '681 patent  
21 recites:

22           18.     A system for predicting one or more fields of a packet having a plurality of  
23 fields containing data, such a packet belonging to a set of packets, the system  
24 comprising:


25           [a] a memory configured to store instructions; and

26           [b] a processor configured to execute the instructions to receive one or more fields  
27 of the packet, to determine a first value of at least one of the received fields, to  
28

predict a second value of one or more other fields not yet received based on a correlation between the first value and a property of one or more other fields not yet received and to process the packet based on the one or more received fields and the predicted one or more other fields wherein the processor, when processing the packet, is configured to generate a reply packet based on the at least one received field and the predicted one or more other fields.

52. On information and belief, the accused Cisco products comprise systems for predicting one or more fields of a packet having a plurality of fields containing data, with such a packet belonging to a set of packets.

53. On information and belief, the accused Cisco products include memories configured to store instructions. Such memories include at least the DDR3 RAM and NVRAM available to the CPU as shown in Cisco's schematic diagram of the Nexus 3548 copied below.




On information and belief, the Monticello SoC ASIC also includes memory configured to store the instructions used to control packet processing, including instructions for predicting packet data values before those values have been received.

54. On information and belief, the Accused Products include a processor configured to execute the instructions to receive one or more fields of the packet, to determine a first value of at least one of the received fields, to predict a second value of one or more other fields not yet received based on a correlation between the first value and a property of one or more other fields not yet received and to process the packet based on the one or more received fields and the predicted one

1 or more other fields wherein the processor, when processing the packet, is configured to generate a  
 2 reply packet based on the at least one received field and the predicted one or more other fields.

3 55. On information and belief, the Accused Products include a processor configured to  
 4 receive one or more fields of the packet. As shown in the figure below describing the operation of  
 5 the Nexus 3548 switch, packets are received at the “1/10G Interfaces” and passed to the “Parser” as  
 6 part of the packet flow.

7 **Figure 3.** Cisco Nexus 3500 Switch-on-Chip Packet Flow



13 Further, as described in Cisco’s patent describing Cisco’s Nexus 3548, the device “receives a packet  
 14 that includes a plurality of header fields.” Cisco ’780 Patent at Abstract.


15 56. On information and belief, the Accused Products include a processor configured to  
 16 determine a first value of at least one of the received fields. That logic includes but is not limited to  
 17 functionality described by Cisco as a “parser” or “parser engine.” “The parser engine parses the  
 18 incoming packets and extracts the fields required for decisions and passes the information to the  
 19 Layer 2 and 3 lookup processes.” “Nexus 3548 Switch Architecture” (Sept. 2012), at 6 (“White  
 20 Paper”). Further, as described in Cisco’s ’780 patent, “[t]he parser 50 comprises digital logic  
 21 configured to parse fields of a received packet as the bits of the packet are received at a port of the  
 22 network device.” Cisco ’780 Patent at 2:49-51.

23 57. The Accused Products include a processor configured to predict a second value of  
 24 the one or more fields based on a correlation between the first value and a property of the one or  
 25 more other fields not yet received: “The L3 header prediction unit 100 is configured to predict the  
 26 L3 headers based on the L2 headers, before the L3 headers 82 have been parsed and are available  
 27 for processing at the network device. Thus, the L3 header prediction unit 100 will output a prediction  
 28

1 of the L3 headers (predicted second set of header fields) for a packet based on the received L2  
2 headers (received first set of header fields) of that packet.” Cisco ’780 Patent at 3:63-4:2. The  
3 Cisco ’780 Patent discloses that various correlations based on the received fields and not yet  
4 received header fields are used to make these predictions. For example the Cisco Patent explains:  
5 “Packet flows are bursty packets which are likely to arrive in identical trains, often reproducing the  
6 same flow many times. It is useful to record the previous packet's headers to be used as a key to  
7 lookup and predict the headers for the current packet. For example, when packets arrive their  
8 headers are stored as a key to a flow history cache in which the result data is the next packet's  
9 headers. In the future, when the same packet arrives, its headers are used to lookup the prediction  
10 for the next packet's headers.” Cisco ’780 Patent at 5:48-56. And: “Header prediction logic used  
11 by the L3 header prediction unit 100 can be implemented in several ways. With reference now to  
12 FIG. 4A, one example method for L3 header prediction is to cache the headers of recent packets.  
13 FIG. 4A shows an example cache 120 containing a table of L2 headers and L3 headers of packets  
14 received by the network device over time. In this example, the ‘key’ to the cache is the L2 headers  
15 and the stored/cached value is its L3 headers. When a new packet arrives, its L2 headers information  
16 is looked up in the cache to obtain a prediction for the L3 headers in significantly less time than it  
17 takes for the L3 headers to be fully parsed and made available for processing.” Cisco ’780 Patent  
18 at 4:54-65.

19       58. On information and belief, the Accused Products include a processor configured to  
20 process the packet based on the one or more received fields and the predicted one or more other  
21 fields, for example: “The L3 predictive network processing unit 112 is configured to generate a  
22 predicted L3 network processing decision based on the L2 result and the predicted L3 headers.”  
23 Cisco ’780 Patent at 4:3-5, Figure 3.

59. On information and belief, the Accused Products include a processor configured to generate a reply packet based on the at least one received field and the predicted one or more other fields: “[t]he predictive processing SIB 40 makes decisions including, but not limited to security, quality of service (QoS), statistics, ingress and egress access control policies, classification, marking, adding or deletion of packet fields, load balancing, multi-tenancy handling, Layer 2 bridging (switching), Layer 3 routing, and dropping of packets.” Cisco ’780 Patent at 2:17-24. Further, the reply packets is sent out of the appropriate output port, as shown in Fig. 4 from the Nexus 3548 Switch Architecture White Paper:



60. On information and belief, the instructions controlling the operations performed by the processor in the Accused Product as described above are stored in a computer-readable form in one or more memory devices in those products. For the forgoing reasons, the Accused Products include computer-readable media that store instructions executable by the processor that encompass every limitation of one or more of claims 30 – 43 and 54 of the ’681 patent.

61. On information and belief, when operating as described above, the Accused Products perform methods of predicting packet values and processing packets that infringe one or more of claims 1-15 and 56 of the ’681 patent. On information and belief, Cisco has used and continues to use the Accused Products in the United States to perform the claimed methods and therefore has

1 directly infringed and continues to directly infringe those claims, literally or under the doctrine of  
 2 equivalents, pursuant to 35 U.S.C. §271(a). Furthermore, Cisco's customers use the Accused  
 3 Products in an infringing manner as shown by, for example, Advantage Futures stating that  
 4 "[c]urrently, the fastest edge switch available is the Cisco NX 3548. [] We implemented them on  
 5 the CME edge so that our clients could benefit . . . ." "The Race to Zero", Inside Advantage (2014),  
 6 at 7, [http://www.advantagefutures.com/wp-content/uploads/Inside\\_Advantage\\_Fall\\_2014.pdf](http://www.advantagefutures.com/wp-content/uploads/Inside_Advantage_Fall_2014.pdf).  
 7 Cisco supplies the Accused Products to its end customers in the United States along with all  
 8 necessary firmware, software and support to enable those customers to use the Accused Products  
 9 for their intended purpose. Cisco has been and continues to be aware of that infringement and, by  
 10 supplying the Accused Products, intends for its customers to infringe the '681 patent. Cisco is  
 11 therefore liable for inducing its customers' infringement pursuant to 35 U.S.C. §271(b).

12 62. As explained above in ¶¶ 40-46, the willfulness section, Cisco has been aware of the  
 13 '681 patent since at least 2005 and has known, should have known, or was willfully blind to the fact  
 14 that all the Accused Products infringe the '681 patent. On information and belief Cisco has no good  
 15 faith basis on which to conclude that it does not infringe one or more valid and enforceable claims  
 16 of the '681 patent. Despite that knowledge, Cisco has continued to infringe and has not made any  
 17 effort to curtail that infringement and has no intention of curtailing that infringement unless ordered  
 18 to do so. Cisco's infringement is therefore egregious, wanton and malicious.

## 19 **COUNT II**

### 20 **(Willful Infringement of the '777 Patent)**

21 63. Ipsilium incorporates herein by reference each and every allegation set forth in  
 22 paragraphs 1 - 62 above.

23 64. The '777 patent was duly and lawfully issued by the U.S. Patent and Trademark  
 24 Office and represents a significant advance in computer networking technology over previously  
 25 known instruments and techniques.

26 65. The '777 patent concludes with 57 claims directed to the inventive methods, systems,  
 27 computer-readable instructions and devices described, including 12 independent claims.


66. Cisco has directly infringed and continues to directly infringe the '777 patent pursuant to 35 U.S.C. § 271(a), literally or under the doctrine of equivalents, by making, using, selling, offering to sell and/or importing into this country systems that embody the patented invention, including the Accused Products based on the Monticello ASIC design. For example, upon information and belief, Cisco has at least sold the accused Nexus 3548 and 3524 to NASDAQ, Advantage Futures, Knight Capital Group, BNY Mellon, Credit Suisse, and Morgan Stanley. Further, upon information and belief, Cisco has sold the accused UCS 6324 to at least "2,200 customers." *See* "Cisco UCS – Driving the Evolution of IT", *available at*, [http://www.cisco.com/c/dam/m/en\\_emea/events/2016/emearcpc2016/pdfs/day\\_1/Cisco\\_UCS\\_Driving\\_the\\_Evolution\\_of\\_IT-Sethi.pdf](http://www.cisco.com/c/dam/m/en_emea/events/2016/emearcpc2016/pdfs/day_1/Cisco_UCS_Driving_the_Evolution_of_IT-Sethi.pdf). On information and belief many of those customers are located within the United States.

67. For purposes of example only and without limitation, the Accused Products include every limitation of Claims 17 and 18 of the '777 patent. Claim 17 reads as follows:

17. A system for predicting one or more fields of a packet having a plurality of fields, each of the fields storing data representing a value, the system comprising:  
 a memory configured to store instructions; and  
 a processor configured to execute the instructions to [i] receive one or more fields of the packet, [ii] determine the value of at least one of the received fields, [iii] predict how the packet will be processed by upper level protocols, application protocols or both based on the value of the obtained field and further predict a value of one or more other fields not yet received based on the value of the at least one received field, and [iv] process the packet based on the one or more received fields and the predicted one or more other fields.




68. On information and belief, the accused Cisco products include memories configured to store instructions. Such memories include at least the DDR3 RAM and NVRAM available to the CPU as shown in Cisco's schematic diagram of the Nexus 3548 copied below.



On information and belief, the Monticello SoC ASIC also includes memory configured to store the instructions used to control packet processing, including instructions for predicting packet data values before those values have been received.

69. On information and belief, the Accused Products include a processor configured to execute the instructions to receive one or more fields of the packet, determine the value of at least one of the received fields, predict how the packet will be processed by upper level protocols, application protocols or both based on the value of the obtained field and further predict a value of one or more other fields not yet received based on the value of the at least one received field, and process the packet based on the one or more received fields and the predicted one or more other fields.

70. On information and belief, the Accused Products include a processor configured to execute instructions to receive one or more fields of the packet. As shown in the figure below describing the operation of the Nexus 3548 switch, packets are received at the "1/10G Interfaces" and passed to the "Parser" as part of the packet flow. Further, as described in Cisco's patent describing Cisco's Nexus 3548, the device "receives a packet that includes a plurality of header fields." Cisco '780 Patent at Abstract.


**Figure 3.** Cisco Nexus 3500 Switch-on-Chip Packet Flow

71. On information and belief, the Accused Products include a processor configured to determine the value of at least one of the received fields. That processor includes but is not limited to functionality described by Cisco as a “parser” or “parser engine.” “The parser engine parses the incoming packets and extracts the fields required for decisions and passes the information to the Layer 2 and 3 lookup processes.” Nexus 3548 Switch Architecture White Paper at 6. Further, as described in Cisco’s patent describing the Nexus 3548, “[t]he parser 50 comprises digital logic configured to parse fields of a received packet as the bits of the packet are received at a port of the network device.” Cisco ’780 Patent at 2: 49-51.

72. On information and belief, the Accused Products include a processor executing instructions to predict how the packet will be processed by upper level protocols, application protocols or both based on the value of the obtained field and further predict a value of one or more other fields not yet received based on the value of the at least one received field, and process the packet based on the one or more received fields and the predicted one or more other fields. As one example, a received lower-level L2 header field is used to predict the value of a not yet received header field that belongs to the upper-level L3 protocol: “The L2 result is supplied as input to the L3 predictive network processing unit 112 and to the L3 network processing unit 114.” Cisco ’780 Patent at 3:51-62. “The L3 header prediction unit 100 is configured to predict the L3 headers based on the L2 headers, before the L3 headers 82 have been parsed and are available for processing at the network device. Thus, the L3 header prediction unit 100 will output a prediction of the L3 headers (predicted second set of header fields) for a packet based on the received L2 headers

(received first set of header fields) of that packet.” Cisco ’780 Patent at 3:63-4:2. Further, “[t]he L3 predictive network processing unit 112 is configured to generate a predicted L3 network processing decision based on the L2 result and the predicted L3 headers.” *Id.* at 4:3-5.

73. The Accused Products also meet every limitation of dependent claim 18 of the ’777 patent. Claim 18 reads: “The system of claim 17, wherein when processing the packet, the processor is configured to generate a reply packet based on the one or more received fields and the predicted one or more other fields.” On information and belief, the Accused Products include a processor configured to generate a reply packet based on the at least one received field and the predicted one or more other fields: “[t]he predictive processing SIB 40 makes decisions including, but not limited to security, quality of service (QoS), statistics, ingress and egress access control policies, classification, marking, adding or deletion of packet fields, load balancing, multi-tenancy handling, Layer 2 bridging (switching), Layer 3 routing, and dropping of packets.” Cisco ’780 Patent at 2:17-24. Further, the reply packets is sent out of the appropriate output port as shown in Fig. 4 from the Nexus 3548 Switch Architecture White Paper:



74. On information and belief, the instructions controlling the operations performed by the processor in the Accused Product as described above are stored in a computer-readable form in one or more memory devices in those products. For the forgoing reasons, the Accused Products include computer-readable media that store instructions executable by the processor that encompass every limitation of one or more of claims 30 – 43 of the ’777 patent and Cisco directly infringes

1 those claims pursuant to 35 U.S.C. §271(a) by making, using, selling, offering to sell and/or  
2 importing the Accused Products.

3       75. On information and belief, for the reasons set forth above, when operating as  
4 intended the Accused Products perform methods of predicting packet values and processing packets  
5 that meet every limitation of one or more of claims 1-15 and 56 of the '777 patent. On information  
6 and belief, Cisco has used and continues to use the Accused Products in the United States to perform  
7 the claimed methods and therefore has directly infringed and continues to directly infringe those  
8 claims, literally or under the doctrine of equivalents, pursuant to 35 U.S.C. §271(a). Furthermore,  
9 Cisco's customers use the Accused Products in an infringing manner as shown by, for example,  
10 Advantage Futures stating that "[c]urrently, the fastest edge switch available is the Cisco NX 3548.  
11 [] We implemented them on the CME edge so that our clients could benefit . . . ." "The Race to  
12 Zero", Inside Advantage (2014), at 7, [http://www.advantagefutures.com/wp-](http://www.advantagefutures.com/wp-content/uploads/Inside_Advantage_Fall_2014.pdf)  
13 [content/uploads/Inside\\_Advantage\\_Fall\\_2014.pdf](http://www.advantagefutures.com/wp-content/uploads/Inside_Advantage_Fall_2014.pdf). Cisco supplies the Accused Products to its end  
14 customers in the United States along with all necessary firmware, software, instructions and support  
15 to enable and encourage those customers to use the Accused Products to perform the claimed  
16 methods. Cisco has been and continues to be aware of that its customers are infringing infringement  
17 and by supplying the Accused Products Cisco intends for its customers to infringe the '777 patent.  
18 Cisco is therefore liable for inducing its customers' infringement pursuant to 35 U.S.C. §271(b).

19       76. As stated above in ¶¶ 40-46, Cisco has been aware of the related '681 patent since at  
20 least 2005, the related Ipsilium WO application since at least 2013, and the '777 patent since at least  
21 December 2013. Cisco has known, should have known, or was willfully blind to the fact that all  
22 the Accused Products infringe the '777 patent. On information and belief Cisco has no good faith  
23 basis on which to conclude that the Accused Products do not infringe one or more valid and  
24 enforceable claims of the '777 patent. Despite that knowledge, Cisco has intentionally continued to  
25 infringe and has not made any effort to curtail that infringement and has no intention of curtailing  
26 that infringement unless ordered to do so. Cisco's infringement is therefore egregious, wanton and  
27 malicious.

**PRAYER FOR RELIEF**

WHEREFORE, Ipsilium prays for relief as follows:

- A. Judgment that Cisco has infringed and continues to infringe one or more claims of the '681 patent;
- B. Judgment that Cisco has infringed and continues to infringe one or more claims of the '777 patent;
- C. Judgment that Cisco's infringement is and has been willful;
- D. Judgment that this is an exceptional case pursuant to 35 U.S.C. § 285;
- E. An Order enjoining Cisco and all those acting in concert with it from any future acts of infringement of the patents-in-suit;
- F. An Order that Cisco pay plaintiff damages in an amount adequate to compensate for the infringement of no less than a reasonable royalty, increased three times, along with pre-judgment and post-judgment interest;
- G. An Order that Cisco pay Ipsilium's reasonable costs and attorneys' fees incurred in this matter; and
- H. Such other and further relief as the Court deems just and warranted.

Respectfully submitted,

DATED: December 18, 2017

By /s/ Sean P. DeBruine

Sean P. DeBruine

*Attorney for Plaintiff*  
IPSILIUM LLC

**DEMAND FOR JURY TRIAL**

Ipsilium demands a jury trial on all issues so triable.

Respectfully submitted,

DATED: December 18, 2017

By /s/ Sean P. DeBruine

Sean P. DeBruine

*Attorney for Plaintiff*  
IPSILIUM LLC